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For many years since the advent of large-scale integrated circuit
technology, digitr.l system testing has been a challenging pro-
blem. Intensive research efforts aro directed towards the dis-
oovery of techniques (mystern atio and/or ad hoo) for designing
digital systems with good testability and maintainability. This
report presents a survey of most major contributions to the
theory and practice of digital design for testability. Detailed
analysis of each of the contributions In also presented, provid-
ing the reader with necessary background materials for the main
objective of this report -- from the comparison of all design for
testability techniques studied, some conclusions may be drawn to
establish a general guideline/approaoh to designing testable
circuits for large motile integration and very large scale inte-
gration.
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MACRONYMS
AC Accumulator
so (AC) alternating current
ALU Arithmetic Logic Unit
ATE Automatic Test Equipment
BIT Built-In Test
BITE Built In Test Equipment
CM Control Module
CPU Central prooessiM unit
CUT Circuit Under Test
DC Direct Current
DFT Design For Testability
DMAR Data Memory Address Register
DoD Department of Defense
DP Diagnostic Proaissor
EXOR Logical Exclusive-or Function
FR Flag Register
GLF General Logic Function
GLS General Logic Structure
HFPH Hazard Free Polarity Hold
IC Integrated Circuit
I/O Input/output
IR Instruction Register
ITSC Input Test Set Complex
LNCR Liaison Network Control Registers
LSI Large Scale Integration
LSSD Level Sensitive Scan Design
MM Memory Module
MOS Metal Oxide Silicon
MSI Medium Scale Integration
MUX Multiplexer
NAND Logical And-Not Function
NMOS N-channel Metal Oxide Silicon
NOR Logical Or-Not Funotion
OR Logical Or Function
OTSC Output Test Set Complex
PC Program Counter
PCR Partition Control Register
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PFD'	 Parasitio Flip Flop
PLA	 Programmable Logic Array
PM	 Processing Module
PMOS	 P-ohannel Metal Oxide Silicon
PU	 Processing Unit
RAM
	
Random Access Memory
ROM	 Read Only Memory
3-a-0 stuck-at-zero
s-a-1 stuok-.at-one
SEC/DEG Single Error Correction/Double Error Detection
SST :Small Scale Integration
SRL Shift Register Latch
SSRL Stable Shift Register Latch
TSC Totally Self Checking
ULM Universal Logic Modules
UUT Unit Under Test
VDD	 Main Power Supply
VLSI	 Very Large Scale Integration
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INTRODUCTION
Integrated circuit to-ohnology is moving from 331/H3X to T.N ALSI.
The problem of circuit testing (at chip, board, and system
levels) is thus aggravated not proportionally but exponentially.
Since the advent of 33I, fault modeling techniques have been
exclusively used for test generation/fault simulation, and ex, 	 A
haustive explicit testing of M/HSI devices has been possiblo
and practical. For L3I/VLSI devices, however, fault modeling and
exhaustive testing are clearly impractical if not impossible. For
instance, as many as 30 defects could be assoowated with a two
input AND gate and a 10,OOOwgate chip could contain 300,000
defeots, each of which may be a fault cause. This large number of
faults, plus the multiplicity of fault occurrences, tremendously
complicates the modeling problem. As for exhaustive testing, the
total number of test vectors N, the number of inputs m, and the
number of storage elements n have the following relationship:
N : 2m+n
Therefore, an LSI chip with 40 inputs and 140 storage elements
may require 2 180 test vectors. If these vectors are run at a rate
of 107 vectors per second (10 MHz), it will take 1047 seconds or
3x1039 years to run an exhaustive functional test on the chip
once [1].  Figure 1.1 shows the trend of fault coverage obtained
in practical cases verous network size [2]. We one that if the
network (sequential) contains 2000 or more elements, the ability
1-1
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of Autooatio feet equipment, (AT$) to generate tests doore,aser to
unaooeptable levels.
Therefore, incorporating testability characteristics into e
digital design such that the final produat, (the device) can be
tested cost-effectively should be the bank guideline to reliable
IC design.
1.1 USTABILITX AND GOOD TISTABXLITY
Let us defuse the teras "Testability" and "Good Testability".
"Testability" may be Wired as the ability to determine the
status (functioning as specified or not functioning as specified)
of the uait under test (UUT) Within a prescribed tine period.
A testing or design technique that leads to "good Testability" of
the UUT should provide the following desirable features 133 ;
(1) Contains no logical reduodanoy;
(2) Reasonable text set size;
(3) Test net can Ge derived fairly easily;
(4) Results of the test are easily oboorvable at the outputs;
(5) Results of the tort can be ,Interpreted fairly easily;
(6) Good fault coverage for a speoitied fault rot;
(7) Faults locatable to the desired degree.
If additional hardware and I/O'r► are used to enhance testability,
the following features are also desirable
(8) Reasonable hardware overhead;
(9) Minimal additional I/O pins;
(10) Minimal functional prooeaxing speed interference.
1-2
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Although not quantitative, the above features of "Good
Testability" give some means for measuring and evaluating the
testability of a digital design. We will use these features as a
benchmark to qualitatively measure and evaluate the effectiveness
and efficiency of the DFT techniques discussed in sections
2 and 3.
1.2 PREREQUISITIS OF DESIGNING FOR TESTABILXTY
Design for testability can become an accepted practice only if
tho following prerequisites are es*ablished and well understood
1.2.1 Well Specified Design Framework
(i) What design techniques are to be employiki 7
(as) On chip testing * only;
- Hardware built-in test (BIT)
- Hardware/Software BIT
(b) Off chip testing*
 only:
- Design for easily testable logio functions
- Architectural design to enhance testability
- Modularized design approach
- Design for ATE compatibility
(a) On chip and Off chip testing:
- A combination of pa.^t or all of the above
techniques.
In order to achieve good testability and optimal life-
cycle cost, on chip hardware/software BIT is a must. For
* See section 1.4 for descriptions.
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instance, operation/support coats may run as high as 50%
of its total life-cycle cost for a typical Weapon system
over its life-oyole (about 20 years), ( gngineering eval-
uation 3-4%, Prototype/Preproduction 12%, production
35x)[33• Hence operation/support of the system represents
the primary cost factor. Moreover, AoO studies [33 show
that systems designed With built-in testability achieve
up to 70% of life-oyole cost reduction. Therefore, inoor-
porating built-in testabil f 'y into the design of a system
not only enhanoes its testability but also reduces its
ownership cast.
(ii) What are the standards for measuring and evaluating
testability Z
A standard tool is needed to relate testability measures
to system availability and life-oyole cost, to calculate
the testability of a design, and to relate a design in
progress to the requirements. The testability measures
can be defined in terms of the "CONTROLLABXLITY" and
"OBszRvABnXTX" of the circuit. A paper by 8tephe ►,.son and
grason [4] gives formula* for assigning weights to these
parameters. Also, an XBM 360 program which is based on
this paper had been written at Bell Telephone Laborator-
ies as a tool for measuring the testability of an arbi-
trary oircuit. This program is also reported to be able
to indicate the difficulty of teat generation. A circuit,
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if shown difficult to teat, can be modified before being
released for test generation.
1.2.2 Well-defined Failure Universe
It is very important to. specify a finite and realistic: "failure
universe" (fault set) to serve as the basis of testability design
and evaluation. For LSi/VLSI circuit (including memory circuits),
stuck-at, bridging, floating, parasitic flip flop, and pattern
sensitive faults are the common circuit faults that may produce
error(s) *
 at the output(s). All of these faults originate from
twc types of hardware failures : Manufacturing Defects and Wear-
out: Mechanisms. In the following subsection, we will discuss
hardware failures, MDS LSI/VLSI ci rtt %it faults and arrora in
greater detail.
Different fault sets accepted as a coverage basis often result in
different approaches to designing for testability. The more types
of faults the product (the device) is expected to cover (i.e.,
the occurrence of any of the specified fault types can be de-
tected in accordance with the prescribed testability require-
ment(s)), the less is the possibility of achieving such expecta-
tion.
* A chain of faults may originate from the source of hardware
failure. As the fault propagates and affects the circuit
output(s), we say an error results.
r
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1.2.3 Implementation Technology
It is critical for the circuit designer to be able, while
considering all design and testability specifications, to
determine what implementation technology is to be employed for
the realization of hie/har design. For example, with increasing
integration (3SI/MSI to LSI/VLSI), both the memory and general
purpose login device manufacturers recognize the inadequacy of
the classical stuok-at fault model for characterizing their new
products. Neighbor intraotion and interaction are becoming more
of a problem. Hence guidelines for AFT, fault model(s), and
testing techniques all have to be revised. Further, as will be
shown in the following subsection, the CMOS implementation and
the NMOS implementation, of a uasign have different impacts on
AFT. Difatorent approaches have to be employed to fulfill the same
testability requirements.
1.3 HARDWARE FAILURES, MOS CIRCUIT FAULTS AND ERRORS
Hardware failures are mainly due to (1) manufacturing defects
Such as lithographic misalignment, wafer imperfection, *to. and
(2) wearout mechanisms, such as metal migration and ion oontamiw
nation. Hardware failures may result in the following kinds of
circuit faults common in MOS circuits [5]
(1) ,StugJL-at Fault .. the logical value of a line is always stuck
at 1 or 0. This kind of fault is caused by (1) oxide pinhole,
(2) missing or defective pull-down transistors, (3) pull-down
1-6
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transistors source-to-drain shorts, and (4) pull-up
i	 transistors souro•-to-drain shorts.
(2) Ilx'.1s r Jair
 
fs.li", - tw e% adjacent conducting layers or
overlapping layers short together. Lithographic misalignment
is one of the causes of this fault type.
(3) Flag fault. - a conducting wire is separated or broken and
may "float" between logic 1 and logic 0 depending on the
physical geometry and electrical enviroment of its
neighborhood. Missing or defective pull-up transistors;
missing contact out or metal cover; and metal, polysilioon,
and diffusion opens are the causer of this fault type.
(4) Parasitic F1in Z.LU (EEZ) Fault - This fault has five
potential causes as listed in appendix A. The occurrence of
this fault in a combinational gate (a NOR gate, for example)
can turn the gate into a A flip flop type sequential circuit.
Hence, the logic function of the affected circuit is altered
in a very unpredictable fashion. Interestingly, CMOS circuits
may have PFF faults, but NMOS circuits may not have them
unless implemented with enhancement mode pass transistors
only. Therefore, in the design for testability of CMOS de-
vices, one may have to consider this PFF fault problem, A
method is presented in appendix H to eliminate the undesir-
able effects due to PFF faults. This method is effective but
somewhat disadvantageous in the sense that its implementation
in a circuit may slow down the processing speed significant-
ly.
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(5) Eattern Asultlye rAul , - thin type of fault occurs in high
density memory circuits (a 64K RAM chip, for example). xt may
also occux in high density general logic devices such an
microprocessors. Xn high density general logic circuits,
switching of a conducting wire (master wire) may cause
switching of a neighboring wire (slave wire) to the same
logic value, daaending on the current density in the master
wire. Hence this fault may be viewed an an intermittent
bridging fault. For memory circuits, there are two pattern
sensitive fault models;
(a) Nearggt Ne3ghboe fault model (figure 1.2a) - when the
content of a memory cell (master cell) is switched, the
contents of any one or all of its nearest neighboring
cells (slave cells) are inductively switched.
(b) Neighborhoo fault model (figure 1.2b) - this model in
similar to the nearest neighbor fault model except that
the affected neighboring (slave) cells cover a wide area
of the master cell.
The following shows the test pattern requirements for a 64K
RAM for the stuck-at, nearest neighbor, and neighborhood
fault models with N representing the number of memory cells
C1].
1-8
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Stack At	 2N	 1.311 x 105
Nearest Neighbor	 2N3/2	 3.355 x IV?
Neighborhood	 2N2	 8.590 x 109
The neighborhood model requires almost five orders of magnitude
more test vectors than the snuck at model. To fully test a 64N
RAM with teat cycle rate of 375 no t it takes 49ms/3221neo if the	 00
stuok-at/neighborhood model is used [1].
It is seen that MOS LSI oirouit faults fall into five categories,
namely, CLASSICAL STOCK-AT, BRIDGING, FLOATING, PARASITIC FLIP
FLOP, and PATTERN SENSITIVE faults. These faults are, however,
caused not only by manufacturing defeats but also sometimes by
wearout meohanisms in field use. There are two major rears+„t
mechanisms:
(1) METAL. MIGRATION -- which eventually results in wire
separation. Electrical current in aluminum conductors induces
movement of aluminum material in the conductors and eventually
leads to separation of conducting wires. A metal wire
disconnected from a signal source can result in a floating fault.
This natural migration process can be reduced by reducing the
current density in the conductors.
(2)30DIUM ION CONTAMINATION -- which eventually results in an
oxide pinhole at the input of a n-channel enhancement mode
transistor. Sodium ions tend to move towards and accumulate in
regions of relatively high electrical field (for example, under
transistor control input ports). Continuous accumulation of
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sodium ions in a region will eventually result in that region
being shorted to ,ground and equivalently stuck at xero. sodium
ion oontamination has been Found to be the cause of 35% of yield
failures [6].
Since the above postulated circuit Faults are the most common
faults in HOS LSI/VLSI devices, they may be considered as the
elements of our "Fault Sat" or "Failure Universe"'. Ivory DFT
technique that we will discuss later on deals with these fault
element* only. However, multiple, random 000urrenoe of any or all
of these faults in a circuit is essumed and considered. Some of
the techniques have the restrictions that in the circuit under
test, the fault is single and/or the errors at the output(s) are
unidirectional *.
1.4 INTRODUCTION TO DESIGN FOR TESTABILITY
In section 2 of this report, we will present an overview of most
of the major DFT techniques developed in the academia and
industrial sectors. Here we first introduce the general concepts
of testing of digital systems, networks and devices. Also we want
to discuss some basic problems of design for testability and some
general approaches to these problems.
*A unidirectional error is a random, symmetric, multiple error
where all the fault bits fail to the same direction. Here Nsym-
metric" means that both 0->1 and 1->O are possible.
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It is generally known that the of
circuit tooting is an exponential
the ciroiait under teat. The following shows the cost to detect
and diagnose a fault at different circuit levels [2].
Cost to detect and diagnose a Fault at different levels
—M—MMw--Mw--MMMMwMM-Mw-wr-w-wM-MM--M-M--wM--MM—wr-Mw--MIW^
BOADD
	 AM
¢0.30	 $3.00
	 $30.00
	 $300.00
------------ - ------------ --------M-M—w------w-r---rwr-w M
We see that if a fault can be detected at the earliest stage,
t^^H bhr --zt r " I^^tt1 1^ A#4--^&4-- ^&- %,— rtt^+rM.N^.1 .1 1 v -Attw*A.w.i V..w VV.. WW A MVFi VR..VA R^L06j & V%AIA QM.
Further, as we have stated earlier, tooting of VLSI devices is
far from a fully solved problem. Testing of systems of a good
quantity of VLSI devices at this stage would not only be
infeasible but impossible. Therefore, much attention should be
given to the level of testability at the chip and sometimes,
board levels.
Chip testing techniques can be grouped into two categories : (1)
OLI-Lin2 Testing and (2) Off-Line Teati	 Both of these categor-
ies have two subcategories: (1) Qn-Chip Te.ting (Built-In Test)
and (2) Off-Chip Test ing.
1.4.1 On-Line on-Chip Testing [7,8,9] (Figure 1.3) :
All testing is concurrently performed while the chip is in normal
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operat.ion or in idle state. All or most of the supporting
facilities for the self"-testing, may they be hardware and/or
software, are built into the chip. This means that additional
hardware (monitors, mioroprooessors, eto.) and/or additional non-
volatile memory for test/diagnosis programs storage have to be
installed into the chip which may result in a substantial
increase of chip area overhead. The employment of this technique 	 00
is most justifiable and beneficial to the porformanoe/reliabi,lity
of totally self-supporting systems such as spaoc-borne digits]
Systems.
1.4.2 On-Linn off-Chip Testing [10,111 (Figure 1.4):
T his. is also ooneurrent testing, but the monitoring/testing hard-
ware/software are all built off the chip. A self-tearing diatri-
buted multiprocessor network is an example. Processors in differ-
ent chips teat/cheok earh other periodically. In came of error
occurrence, according to some predetermined algorithms and no-
goences, the majority processors "out-vote" the minority proces-
sor(s) (usually a single processor) which ie then subject to some
rollback and recovery attempts. If such attempts are unsuooess-
ful, the minority processor is out off from the network, and the
majority processors may take over and share the tasks of the
"oaat-away" proocasor(s). in this case, the processing speed is
decreased. Another way is to use "apare" prooessor(s) to replace
the "abandoned" one(a). But this has the disadvantage of in-
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creased hardware cost and redundancy. This testing saheiae h&s
some other disadvantages which will be discussed in section 3.
1.4.3 Off-Line on.
-Chip Testing 112,13,14,15,16,17,18] Vi,gurs
1.5): This testing scheme i+e generally xnown as "Built-In-
Test/Built-In-Test Equipment" testing and is viewed as the most
useful and promising techniques) to improve and enhance testa-
bility of LSI/VLSI devices. In this scheme, additional logic is
first built into the chip to monitor the functional core (circuit
under test (CUT)), to increase controllability and observability
of the CUT, and/or to allow for testing with reduced/compressed
test data se q.. With the help of automatic test equipments (ATE),
the testing process is greatly simplified. Also in come designs,
the additional built in logic which is in the form of totally
self-checking (TSC) checkers, will inform the outside world of
most functional or signal transmission errors, th°xs enhancing the
diagnosibility of the device.
One of the drawbacks of this scheme is that the checking and
testing of the device is not quite spontaneous (concurrent),
which may aggravate the error latency problem in some critical
systems. This probc ,m is intrinsic even in systems with
concurrent self-testing/self- checking
 capabilities. Integrated
circuit manufacturers, however, favor this scheme becauso of its
good cost-effectiveness and excellent fault coverage of their
prescribed fault set. They can minimize the error latency problem
of their products in field use by spocifying stringent dynamic
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specifications such as maximum clock oyale tine and by
recommending automated dynanio diagnostics of oritloal systems.
In sections P and 3 we will study son* "BIT/BITE" testing
techniques and discuss their advantages and disadvantages.
1.4.4 Off-Line off-Chip Testing
	
00
In tnis scheme, very little is done to the original functional
core. The only additional logic that may be built in are cir;uits
4t the two ends (input and output ports) of the CUT for the
enhancement of ATE compatibility. Very complex testing
algorithms and data sets may be required and for LSI/VLSI
devices, the testing process, if *fi*ot;s.v*, is usually very time-
consuming and costly.
As will be discussed in section 4 or this report, different
design, performance, and testability requirements would call for
different Dot techniques and strategies. The following lint& som*
basic problems of DFT and some general approaohes to these
problems.
------ ------w...
Basic Problem
---------------
1. The complexity of the device - the vast number of gates in
LSI/VLSI devices ranges from $00 to 50,000. This poses
problems for the ATE to assume its diagnostic role as a
general IC testing equipment.
2. The inacoessibility of individual oelis - limited pinto-gate
ratio restricts the accessibility of cells in a chip. Testing
the cells individually would simplify the test generation and
^.esting processes.
3. The irregular structure e#` general purpose logic devices - the
more irregular the structure of a device, the more difficult
and complex test generation/ fault simulation and testing
prooedurss are.
4. Limited availability of pin; - the incorporation of a good
quantity of built-in testing loUio may be impossible due to
the shortage of pins available for the primary inputs and
outputs of these additional logic.
S. The difficulties in testing sequential logic - no adequate and
efficient test generation algorithms for LSI/VLSI sequential
devices exist.. Some alorithma, however, are useful for testing
large combinational (latch free) circuits (e.g. >5000 gates)
119,20.
6. Checking the checker problem - Additional circuits (checkers)
are often built into the devices t ,^  monitor the operations and
signal propagations. Hence correct functioning of these
checkers is vital. To aviod the checking the oheckgr problem,
tae monitoring circuits must at least be built self-oheoking.
1.4.5 0eneral Approach
1. Modularisation - To ease the problem of employing ATEs as
general testing equipment for complex LSI/VLSI devices,
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modularixed design of the functional core may be a good
approach. The runctional oore is divided into several sub»
funntional logic entities called macrooells. gaoh of these
maorooells consist& of several modules called mioroo*lls which
may be identical or readily available from the Miorooell
libraries of the CAD system ( figure 1.6). The upperbound of
the asiorooell baseline may be restricted to 8001200 gates
	 ^►
[31. The microoells may be PLAs (programmable logic arrays
[213), OLSs (general logic Ptructures [22]), OLFs (general
logic funotion& [ 231), UL Hs (universal logio modules [241),
and cellular arrays [241. Bach of the maorooells atay contain
up to 12,000 gates [3] and should be made aoo essible and
observable through the primary inputs and outputs of the
device, either directly or indirectly through multiplexed
routes. This techni que not only eases the problems of
automatic testing and fault s imulation but also facilitates
the design prooess. The irregular structure of the general
logic devices can be 'c:de rsgular by implementing the defined
circuit functions With the aforementioned general micro-.411
circuit structures.
2. Multiplexed Routing The aooessibility of each of tho cells
of a device can be drastically increased by putting in
multiplo ed signal propagation routen between primary
inputs/outputs and individual cells [ 406]. Bus multiplexers are
placed at the input and output buses of each oell such that
the primary inputs /outputs can be directly oonneoted(routed)
116
to the inputs/outputs of the cell. It the device can be
partitioned into many *ells such that each cell has only a few
inputs and outputs, exhaustive testing can be performed on
each cell, and test generation is virtually eliminated.
3. Level Sensitive Scan Dcsign (LSSD) [121 - The enormous number
of intevnal states of a large sequential network makes it
impossible 0 effectively test such a network. The LSSD
technique, first proposed by IBM, not only can be used as an
effective tool for the structured design of easily testable
sequential devices but also for "System Bring-up" and for
field serviceability. Bnainally, this technique allows a
sequential network, while switched to the "Test" mode, to be
physically converted into a combinational ( latch-free)
network. Thhrefore, along with the employment of the
multiplexed routing and modularization design techniques, a
large combinational/sequential device can be cost-effectively
tested.
4. Totally Self-Checking (TSC) Checkers/Comparators and Fault
Monitors - The ineoporation of signal flow checkers and
circuit frault monitors into a design is essential to the up-
grading of the reliability and testability of such a design.
It is clear that these checkers and monitors should be, if not
failure-proof, totally self-checking for reliable performance.
It has been shown [251 that a class of totally self-ohecking
circuits, which can be used as checkers and monitors, can be
designed using a very simple coding scheme called the "1-out-
r
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of-2 code" (see section 2). Basioally, if there is any single
fault in a TSC circuit, the output will be a non-code word
which is interpreted as an error, indicating m0 functioning.
S. A General Structured Approach to Design for Testability - All
of the aforementioned DFT techniques are somewhat non-general
in the sense that their applications are only practically
suited for some specific circuit structures. To provide a
general scheme for the design for testability, a general
structured approach is needed. At the present time, no suoh
approach has been proposed. A DFT technique called the "Store
and 3enerate" technique, proposed by Agarwal and Cerny [181,
may be by far the most promising scheme ever proposed.
Although several unresolved problems still exist, as mentioned
in their paper, this scheme provides a general circuit design
structure which, with little modifications, can be adapted to
any set of DFT specifications and requirements.
As suggested by its name, this technique has the test set and
the calculated test response either stored and/or generated on
chip. Thus, periodic real-time testing of the CUT is possible.
The CUT is First divided (with additional hardware as de-
scribed in (2) of subsection 1.3) into several maorocells. All
sequential elements in each macrooell are converted into
latoh-free combinational elements (using LSSD), and thus, full
testing of each macrocell becomes possible and practical.
Using TSC checkers and comparators, the actual test response
6
1-18
IG 
of the CUT is compared with the pre-stored/generated oalou-
latwd response. Any errors resulting from circuit faults
and/or signal tranamissien errors in the CUT are detected.
Quite olearly, this teohn.yue can achieve a relatively large
fault coverage.
There are still sev eral unresolved problems. The main problem
is the large storage requirement for the test not and the
calculated response set. Although the test set can be
generated on chip without much difficulty, the on-ohip genera-
tion of the calculated response set is non-trivial. Trade-offs
between the storage and generation of the test and response
sets have to be made. Soheme(s) for lossless compression of
these two data sets should also be investigated.
In the following section (section 2), we will present an overview
of several useful techniques and schemes for the enhancement of
testability and maintainability of LSI/'VLSI devices. In section
3, we will discuss the relative strong and weak points of these
techniques. in section 4, we will try to merge some of these
techniques together to form a general structured approach to
designing testable LSI/VLSI devices.
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SECTION 2
OVERVIEW OF MAJOR DESIGN F'rt TESTABILITY TECHNIQUES
In this section we will discuss the design prinoiples of most
major DPx sohemes and techniques.
2.1 CLASSICAL APPROACH - DUPLICATE AND COMPARE TECHNIQUE
Quite olearly, it is desirable that if a device is to be designed
for testability and maintainability, it should be made capable of
informing the user of any malfunotions or errors during
operation. The classical approach to achieving this desirable
feature is very simple in principle:
Tiffs airoult under L®irtit uuplioat4d on orhip (figure
2.1). During normal operation, the input vectors are
applied to both oiruuits. The responses of the circuits
are then compared for identicalness, otherwise circuit
malfunction or error is said to have 000ured.
Clearly this scheme has a major disadvantage - hardware
redundancy. Nevertheless, there are also some technical problems
to be resolved before this scheme becomes applicable:
1. The assurance of valid input vectors to both of the circuits
under teat - Sinco the input vectors from the primary input
port of the device are split and sent to the inputs of the two
CUTa, they might be erroneous due to transmission problems or
circuit faults on input buses A and/or B. Hance, both of the
input vectors should be checked for validity just before they
00
2-1
are applied to CUx A and CUT E. This can be aocomplished by
first encoding all input vectors according to some selected
coding scheme ( parity coding, for instance) and them hav:cng
these input vectors checked by some code-cheokers, v shown in
figure 2.1. If there is an erroneous input vector to eithar
one or both of the CUTS, the oode-oheokers should flag this
error to the user at the "input Vector Error" pin. In the
	 A,
following subsection (2.1.2), we will present a design of such
code checkers.
2. The assurance of correct functioning of the checkers and
comparators - As mentioned in section 1.4, the checkers and
comparators should be designed to be totally self-oheoking to
guaran.se
 the validity vz the error flags (i.e. the ^input
Vector Error" flag and the "Cirouit Malfunction" flag). At all
times, if there are no circuit faults inside the checkers and
comparators, then the oheokers will be fully capable of
examining the input words for code-validity and so will the
comparators in determining the identicalness of its two input
vectors. If there are some circuit faults inside the checkers
and the comparators, then the checkers and comparators may
still be functioning for most of the time. The properties of
the sequence of the input vectors to these TSC circuits di-
versely affect the checking capabilities of these TSC circuits
under the influence of circuit faults.
Nevertheless, in this SELF-CHECKING design scheme, the checkers
should be able to flag internal girouit CaUlts as well as
2-2
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Amt. nat2r trrqcs provided there or* n* circuit faults. As
for the output comparator, it should also be able to flag
ittgrgAil circuit faUjt& as well as gutRut tregra from either
or both of the CUM
The design principles and techniques of TSC circuits are shown in
the following Pubsootion.
2.1.1 Morphio Boolean Algebra and Morphio-AND Gat*
A mapping from the two-valued Boolean variable to Morphio Boolean
variable is defined an follows :
H	 0
where 0 and *2 are elements of the set j011).
Hence while in the positive Boolean algebra, TRUE and FALSE are
represented by 1 and 0 respectively, Morphic TRUE (1H) and
Horphic FALSE (OH) are represented by sither (0,1) or (1,0) and
(0 0 0) or (1,1) respectively. Morphio Boolean operations are
defined exactly an those of the two-valued Boolean algebra.
For example : Morphio-AND Function
im * OM x OH < --- > (011) * (111) x (10)
1M * 1M X 1M < --- > ( 1 9 0) 0 (00) M (100)
where # is the AND function.
It in not difficult to see that the mapping of the two-valued
Boolean algebra into morphio Boolean algebra can be used to solve
A
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the detection problem of stunk-at faults of a single line which
in semi-pa*sive, i.e., a line that has a constant Yalu* under
normal operation. Suppose In some digital network there is a
line, A t
 whose logic Yalu* is always 1 under normal operation.
There is no way, under normal operation, to detect the stook-at-1
fault of this line. However if the network is designed with
morphia logic instead, then line A will be .apped into two line*
Al and A2. since (A1,A2) can take on either (0 1 1) or (1,0) under
normal operation, if the same type of fault occurs at line Al or
line A2, it will eventually be detected because sooner or later,
even under normal operation, (A1,A2) will become (1,1) or (0,0),
which represents error if we assume a 1-out-of-2 code.
Definition 2.1 : 1-out-of-2 Code. A cod*word (valid) is defined
as Morphio logic 1 (1M) while a non-codeword
(invalid) is defined as Morphic logic 0 (OM).
One of the logical elements that can be used as the basic
building block of morphia circuits is called the Moro o -AND
gate. Let Ax(a,a *) and Lx(b,b *) be two morphio variables and
xx (Y ► Y*) be a morphio function of A and B, then the Morphio-AND
.function is defined as follows :
[ Xx (Y ► Y*)] x [Ax(a,a*A * [Bm(b,b*)]
where y x ab* + a*b
Y* x ab + a*b*
Figures 2.2 and 2.3 show the 2-1evel NAND-NAND logic and NOR-NOR
logic implementations of the Morphio-ANA function. Figure 2.4
shows the truth table of the Morphic-ANA function. From the truth
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table we can not that if we restrict all input vectors as being
1-out-of-2 oodewordn only ( the last four oases in the truth
table) ► file output of the gate will be a valid oodeword. Any non-
oodeword input (the regaining twelve oases) resulting from a
transmmsion problem or bus faults will generate a non-codeword at
the gate output, which indicates error.
The Morphic-AND gate also self-oheoks for any single internal
stuck-at fault, as proved in the following :
Definition 2.2 : Let X, Y, and F represent the sets of valid
codeword inputs, valid oodeword outputs, and
presoribed faults.
Let xi f X be a codeword input, yi ( x be a
codeword output, and f i( F be a fault. A oir-
oust is said to be FAQL,»SECURE if for every
correct input xi , yi is the correct fault-free
output and yi ' is the output in the presence of
a fault fit then yj I : yi if yi ' is a valid
codeword or else yi' is an invalid non-oodeword.
A circuit is said to be SELF-TESTIMGO if for
every fault fi t there exists at least one valid
input xi
 for which the resulting output, yi ► is
a non-oodeword.
Definition 2.3 : A circuit is said to be TOTALLT :'W-CHNCKM if
and only if it is both FAULT-SECURE and 32LF-
TE3'rM.
To prove that this Morphic-AND gate is totally self-cheoking for
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any single internal stuck-at fault, it suffices to show that if
there is a stuok-at fault on either line I.1 or L2 in figure 2.2t
the circuit mains fault-seoure and #W-testing.
Line L1 s-a-0 case	 yt x sob
y*t xy*xab+a*b*
From the truth table in figure 2.4, we see that tnore are t out of
the sixteen input patterns, four valid codeword patterns. The	 A
output of the faulty circuit (y t and y*t) due to these Four input
patterns are shown in the following table;
Input Pattern	 a a* b b*
1 0 1 0 1
2 0 1 1 0
3
s
1 0 0 1
4 1 0 1 0
yt y
* t	 Output Vattern
0 1 1
1 0 2
0 0 3
0 0 4
Input patterns 1 and 2 yield output patterns 1 and 2 which are
the same outputs as if the circuit is fault-free. Input patterns
3 and 4 yield invalid non-codeword output*. Hence the circuit is
both fault-secure and self-testing.
Line L1 s-a-1 case:	 ytxb*+&*b
yotxy*
The responses of the faulty circuit are shown as follows:
0-1	 111510
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Input Patt*rnl a a* b	 b* y f 	y*' Output p*ttcErn
1 0 1 0	 1 1	 1 1
2 0 1 1	 0 1	 1 2
3 1 0 0	 1 1	 0 3
# 1 0 1	 0 0	 1 #
r
a a* b b* I
i
y ' y*'
0 1 0 1 1 1
0 1 1 0 1 0
1 0 0 1 1 0
1 0 1 0 i	 1 1
Mlnput Pattern
1
2
3
#
Output Pattern
1
2
3
_.	 #
Outpat patterns 1 and 2 show that the circuit in self- tooting.	
A*
Output patternu 3 and # dhow that the circuit in fault-seoure,
Hence the circuit is totally melf-chooking.
Line L2 s-a-0 case:
In this oase, y' is always 1. Hence the responses are:
Output patterns 1 and # show that the circuit is self-testing.
Output patterns 2 and 3 show that the circuit is fault-seoure.
Line L2 a-a-1 case:
This fault is equivalent to line L1 a-a-0.
Since by symmetry, the stuck-at faults of lines L1 and L2
represent all possible single stuck-at fault in the circuit, the
circuit is thus proved to be totally self-oneokin,g for any single
stuck-at fault.
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Note that Morphio-ANA gates are not only totally self-ohecking
for Tingle stuck-at faults but also for single bridging, float-
ing, and parasitic flip flop faults. The sffeot of circuit faults
on TSC oirouits is dioussed in appendix H.
It is very important to note that this circuit is TSC as long as
there In only one circuit fault. It may not be TSC if (1) there
is more tcaan one circuit fault or (2) there are one or more
circuit faults and one or more input errors (invalid non-oodeword
inputs). For example, suppose due to data transmission error, a
valid input (a,a*,b,b*)=(0,1,0,1) is changed to an invalid input
(0 1 0,0 0 1). A fault-free Morphic-AND gate will give an invalid
output (y,y*)=(0,0) under this invalid input. However, if there
is also a circuit fault, say line L1 a-a-1, then the output will
be (1,0). Hence the invalid input is not detected.
Also notice that the Morphio-AND gates remain totally self-
checking even if one of the inputs (say a) at the far front and
(input pad, for instance) sticks, which results in input error at
every gate input to which that particular input is applied. That
is, this primary input error will be detected by these gates.
It is easy to implement these gates using MOS technology. Follow-
ing the Caltech (Mead A Conway) design rules [23], an NMOS
Morphio-AND gate is designed and the layout has an area of 60A
by 70 A . With a 2 micron/A process, the area consumed is merely
120 microns by 140 microns (i.e. 60 Morphic-AND gates can be
fitted into an area of 1 mm 2). A much simpler implementation of
the Morphic-AND gate in CMOS is presented in section 2.1.3•
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2.1.2 Totally Self-Checking Code Checkers and Comparators
As mentioned before, in the design of fault tolerant digital
systems, the following teohniques are often used:
(1) coding of communication data between cells of chips, chips
of circuit boards, eto.;
(2) redundancy of cells and/or chips whose responses to identical
inputs are compared and checked against each other for
correctness.
In order to use these techniques , one will need TSC code
cheoker(s) of some sort and TSC comparators. Morphie-AND gates
are well suited for the implementation of these types of TSC
circuits. It will be shown In the following that the design and
implementation of these TSC checkers and comparators, using
Morphio-AND gates as the basic building blocks, are indeed
straight forward.
A commonly used code for communication data coding is the parity
code. Thus as a simple example, we describe the design of a TSC
n-bit even parity checker:
Let the even parity coded input A be a0a1 .......... an-tan where
a 0 , a l , ......, an-1 are the information bits and an is the
parity bit. The general circuit structure is as follows:
First the n bits are partitioned into two subsets
A1x{a 0 a 1
 ...... am) and A2={a m+l a m+2 ........ an-tan) where
m=integer[n/2] for optimal circuit performance. The complement of
A=A=(TCa1....... an-tan} is then generated. The circuit shown in
figure 2.5 checks the parity of A and is totally self-checking.
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Proof:
Let the number of In in the subsets Al and A2 be HA1 and HA2
respectively. There are two oases to be aonsidered:
.GM -t : HA1/HA2 x even/even
In the circuit of figure 2.5, under valid inputs (i.e.,
(ai ,aj)x1 M , ix0,1, .... ,n) and fault-free operation, we
have yixyi *, i:0,1,....,n. If there is a single stuck-at
fault in one of the gates (say the jth gate of the upper
gate array, G j , 1K ,j _ m), then y jxy j *. This error will
propagate to the end of the gate array such that Ymxym*•
Now, since for every valid input pattern and in the
even/even case and under fault-free operation, ymxynx0
and ym*xyn*=1. Hence if the circuit is faulty as before,
we will have either one of the following at the output,
(yout+Yout )•
Output Ymxyout
*
Ym Yn
*
Yn * xYout
0 01 0 1
2 1 1 0 1
The first output (youtpyout*)a(011) shows that the
circuit is fault-secure. The second output (1,1) shows
that the circuit is self-testing. Hence the circuit ihi
totally self-checking.
OF POOR QUALI Y
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Cave, : NA1 /NA2 x odd/odd
In this case, for every vr.lid input and under normal
operation, Ym"Yn=1 and ym*:yn*s0. If there is a circuit
fault (the same fault as in case 1, for instance), then
we will have either one of the following outputs:
Output	 Ymxyout Ym Yn Yn "Yout
	
A
1	 0	 0	 1	 0
2	 1	 1	 1	 0
The first output shows (yout,youte)s(0,0) shows that the
circuit is self-testing while the second output (1,0)
shows that the circuit is fault-seoure. Hence in this
case the circuit is also totally self-checking.
It remains to show that the circuit does check for even parity of
4
the input vectors. As mentioned before, if NA1 /NW.even/even,
then ym:yn=0 and ym *=yn*$1; if NA1/NN2zodd/odd, then ym=yn=1 and
Ym *=Yn*=0. Hence the outputs are valid and the even parity is
ohecked.If the input vector ±,s in error such that
NA1/NA2=odd/even or even/odd, then ym=yn=ym*=yn*=1 or 0. Any one
of these two output vectors indicates the input error.
Now we start discussing the design of TSC comparator circuit.
Giv osn two sets of data : A=[ a0a1a2 ...... an] and
B=Cbob1r2•.••••bn1, we want to design a checking circuit which
checks the equivalence of A and B and also checks for internal
single stuck-at circuit fault. Figure 2.6 shows an n-bit TSC
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comparator. The working principle of this circuit is very simple:
If AxB, then a ixb i , ix0,1,29.....,n. Thus ynxyne , indicating such
equivalence. If A*B (a J *b j , O<J<n, for instance), then yjxy^e
which would ultimately lead to ynxyn0, indicating A e B.
The proof of the TSC properties of this comparator circuit is
similar to that of the TSC parity checker circuit and thus will
not be presented here.
2.1.3 Simple CMOS Implementation of Morphia-AND Gate
Using pass transistors only, the Morphic-AND gate can be
implemented very easily with CMOS technology. Figure 2.7 shows a
CMOS Morphic-AND gate implemented with two n-ohannel transistors
and two p-channel transistors. This gate has the same truth table
as that in figure 2.4. Its functional equations are also the same
as those of the Morphic-AND gate presented in section 2.1.2 and
thus it is alto totally self-oheoking.
It may be interesting to note that the same circuit can be viewed
as a Morphio-EXOR gate if we define the following:
Morphia logic 1 x (0 1 1) ;
Morphio logic 0 x (1 1 0) ;
and fault condition x (0,0) or (i,1).
With these definitions and considering only the last four cases
(legal inputs) of the sixteen cases of the truth table in figure
2.4 0 we notice that the circuit performs the EXOR function.
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a
It is worthwhile to not
checkers can be inplemen
circuit of this scheme is shown in figure 2.3. We can see that
this scheme is simpler than ours in principle. The basic building
cell of this scheme is also simpler than our NMOS Morphio-ANA
gate. However $
 if we use our CMOs Morphia-SXOR gate as the basic
building cell for our scheme, we will have an even simpler
circuit.
In conclusion of section 2.1, the classical approach to designing
for testability can be implemented fairly easily and so can the
checker circuits and comparator circuits, especially in the CMOs
case. The circuita l string type structure in particularly suited
fnr LSI/vT.el circuit impl emen.,ation. The YaAig.i p.ias* OL Chess
circuits is almost error-free if the basic building gates are
designed and laid out correctly.
Although it is clear that this approach can achieve a relatively
large coverage of the most common LSI/VLSI fault types, it is
practical only if the size of the CUT is relatively small. For
large devices, this scheme may only be applied to a number of
maorooells and/or miorooella that are very crucial to the "Life"
of the device (the CPU of an one-chip microcomputer, for
instance) and consequently requiring large fault coverage. In
section 3, we will further discuss the hardware rbdundanoy
problem of this approach and suggest a method to reduce the
hardware overhead.
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2.2 LEE SENSITIVE SCAN DESIGN (LSSD)
In addition to the aforementioned classical approach, there are
several other schemes proposed over the last several years. One
of them is called "Level, aS2n&jtiy* A= D&LUAN t proposed by
Richelberger and William ,  of IBM $x 1977 [ 121. Their scheme is
particularly suited for the simplification of problems in
testing, diagnostics, and field services for LSI/VLSI devices
containing complex sequential subsystems.
The LSSD scheme definers the requirements for the design of easily
testable sequential circuits an follows:
(1) Correct operation of the device should not be dependent on
signal rise and fall times or on circuit or wire delay,
(2) The state of all internal storage elements (except memory
arrays) can be loaded and observed through primary inputs
and outputs of the device.
To meet the first requirement, the following design rules are
proposed:
R1: All internal storage elements (system latohea ` are
implemented in hazard-free polarity-hold (HFPH) latches.
(See section 2.2.1 for design detail.)
R2: No latch may feed the data port of another latch which is
clocked by the mama clock. (See section 2.2.2.)
R3: All clocks must be controlled by primary inputs.
To meet the second requirement, the following design rules are
if	 proposed:
i
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Rai: Every system latch is implemented an part of a shift
rerister latch (SRL). (See section 2.2.1.)
R5: All SRLs can be interconnected into one or more shift
registers, each of which has an input, an output, and shift
clocks available at the terminals of the device.
These rules are excerpts from the complete set of design rules
which can be found in [123 or [261.
	
00
2.2.1
	
Hazard-Free Polarity-Hold (HFPH) Latch and Shift Register
Latch (SRL)
To fulfill the requirement that correct operation of logic
subsystems be independent of ac characteristics such as rise/fall
limas and ;ircuit delays, all storage elements should be level-
sensitive latches that contain no hazard or race condition. A
level-sensitive latch should operate as follows:
(1) when clock C = 0 1 the latch cannot change state and
(2) when clock C = 1, the latch is set to the value of the input.
(See flow table in figure 2.9a.)
The corresponding excitation table, excitation equations, and
logio implementation are shown in figure 2.9b. This design,
however, is not hazard free due to the probable fact that AND
gate G2 has a larger delay than 0 1 does, then a change of clock C
from 0 to 1, resulting in a transition from implicant * to impli-
cant **, may generate a logic 0 at G 1 before a logio 1 is ge-
nerated at G2. Consequently G3 may give an Munolean" glitch
output (1 -* 0 .} 1) instead of the expected 1-* 1 output. A design
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that eliminates this problem is shown in figure 2.90 in which
implioants a and #M are combined to form an additional prime
i
implicant yA, thus giving a new set of excitation equations and
requiring an extra AND gate 04 in the logio implamuntation. This
latch is HFPH and can be used as the basic internal storage
element described in design rule R1. Now, according to design
rule R4, we want to modify this HFPH latch to realixe a level-	 '
sensitive, HFPH shift register latch. Figure 2.10 shows the
symbolic representation, excitation equations, and logio imple-
mentation of uuoh an SRL.
Two more olooks, A and B, one more input, I, and one more output,
L2 are added to the original design. For AxBxO, the SRL behaves
exaotly
 like an HFP:: 36 toh, and the SRL is said to be in the
"Normal Operation" mode. In the "Shift (Sown-in/Soa p-out)" mode
of the SRL, C is net to 0, and A and B are used in the following
manner:
First the input value at I is clocked into latch L 1
 by A. Then
the data in L 1 is clocked into Latch L2 by B. Clearly, olooks A
and B must be complementary olooks; otherwise the SRL would not
operate promptly. This SRL design allows all latches in a sub-
system to be connected serially. Therefore, the states of all
latches can be loaded and observed by shifting in (scanning in)
and shifting out (scanning out) the states serially. At most,
four additional I/O terminals are required at each level of
packaging. (See figure 2.11.)
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2,2.2 Design Struoture
Due to design rules R2 and R3, there are two basio structures of
digital networks:
(1) Only a single mx1 parallel SRL net in the feedback loop
(figure 2.12a) - In this case the structure design is very
si:r.ple. Only one system clock C is needed, as shown in
figure 2.12b. The only circuit delay problem that the
designor has to consider is: In between subsequent clock C
pulses, is there enough time allowed for the propagation of
input signals through the combinational network (N) ?
Therefore, the inter-olock pulse time of C should be made
greater than or equal to the maximum delay time of the
network N.
This structure is often called the "Single Latch Design" due
to the fact that all system inputs to network N are taken
from the L 1
 latches. There is another possible basic
structure of thin type called the "Double Latch Design", as
shown in figure 2.120. Here all system inputs are taken from
the L2 latches. Two system clocks (C l and C2) are needed.
Clock C2
 is also used as the B shift. The delay requirement
in this case is: the signals from the L2 latches should be
given enough time to propagate fully through network N
during the time between the beginning of C 2 and the
beginning of C1.
(2) More than one mx1 parallel SRL net in the feedback loop
(figure 2.13) - In this case at least two non-overlapping
A
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rsystem olookm (C l
 and C2) are needed. Clock C1 controls all
SRLm in all SC i (Sequential Net i), 1 :5iSn and ixodd. Clock
C2 controls all SRLm in all SCi,e,1. Again the only delay
req • 	 -sent in that the inter-olook pulse time between C2
and c. 1
 must be greater than or equal to the maximum delay
time of, among the n combinational networks, the one network
that has the maximum delay. Note that some of the
combinational networks may just be conducting wires much
that string type connections of latches can also be modeled.
Clearly in all theme mtruotures, the soanning-in and soanning-out
capabilities are built-in. Ono* the system olook(s) in disabled,
the loan-in/scan-out processes can be performed fairly easily by
activating the =whiff ;w.d 'ha °-aAiii t non-overlapping clocks in
an alternating manner.
2.2.3 Fundamental Testing Techniques of LSSD-Struotured Circuits
and Systems
The following outlines some fundamental techniques by which
circuits designed with LSSD structures can be tested:
(1) Testing of the shift register latches.
All SRLs can be tested fairly easily by shifting a short
sequence of 1 a and On in and out of the SRLa. If one or more
Os are present at the "loan-out" output, in the output
sequence of 1s, then one or more latches are faulty (a-a-0),
and the relative positions of the Os in the output sequence
of 1s indicate which latches are faulty.
2-1R
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(2) Testing of the combinational networks.
Any combinational network in a L33D-structured circuit can be
tested with the following procedures (we use the structure
shown in figure 2.12b as an illustrating example);
P1, xnitialixe the state of the L2 latches to some desired
value through a "loan-in" process.
P2. Apply a desired test pattern to the primary inputs (P).
Allow enough time for the input signals to propagate
through N, generating stable output signals x1,
x2,...,xm.
P3. Turn on clock C to store the output signals into the L1
latches.
A. Scan out the states or the L 1 latches and compare them
with the expected responses.
For an LS«SD-struotured system, the following test processes are
also possible;
(1) Dynamio diagnosis.
The same test pattern from the test generation program(s) can
also be utilized as diagnostics. An individual subsystem or
individual device can be checked periodically by some built-
in diagnostic processor. Every time the checks are positive
(repair& have to be made for any negative checks), the to
time* of the system is re»established. Thus the reliability
of the system is greatly increased. Note that a field engi-
neer with some neoessary maintenance tools may assume the
role of the diagnostic processor which may not be available
in some small systems.
(2) .System bring-up.
A new or unused system may be made up of many defective
components or may have many system design errors. In an
unstructured design, error isolation in usually a difficult
problem. In an LSSD-structured design, however, it is possi-
ble to resolve problems to within a combinational net of a
device. Thus the system bring-up process is greatly simpli-
fied.
(3) AC testing and diagnosis.
During system testing, some of the ac characteristics of a
system can be measured by varying the rate of the moan
olook(m). The upper bound of the systea operating clock rate
may thus be determined.
During field diagnosis, this technique can also be used to
determine whether a particular logic block is too slow.
*The t0
 time of a system is defined as the time at which the
system in determined to be fully functional with compliance of
all system specifications.
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2.2.4 Advanced 'Testing Techniques of LSSD-Structured Circuits
and Systems
The fundamenal testing techniques described in section 2.2.3 are
indeed theoretically sound but not very intriguing In real
circuit design and testing practices for the following reasons:
(1) The testing procedures (P1 - P4) are indeed very time
consuming. For every test in which a primary input test
vector PR(p1, p2,..., pn) is applied to the network N, a new
feedback test vector Xs(y1, y2, ••• , ym) has to be scanned
into the L 1 latches (re-initialization) such that all inputs
to network N are known.
(2) The LSSD technique does not provide the circuit designer the
freedom of interfacing LSSD-structured circuits with non-
LSSD-*tructured circuits kinder testing mode. For instance,
if the unstructured circuit to be fed by a structured
circuit is vainly a sequential network, then in testing
mode, the test vectors from the structured circuit to the
unstructured circuit have to be in some prescribed order of
sequence. These test vectors are produced by shifting them
into the SRLs of the structured circuit and then sending
them to the unstructured circuit. It is, however, not always
possible to shift a prescribed sequence of teat vectors into
the SRLs. For example, in order to shift the test vectors
(0,0) followed by (1,0) into they SRLs of the LSSD circuit A
shown in figure 2.14 such that an input teat sequence of
{(0,0),(1,0)) is applied to the unstructured sequential
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circuit D, the test vector (0,1) has to be generated between
the two desired vectors, making the input test sequence
((0,0),(0,1),(1,0)) which is no longer a valid test of the
unstructured sequential circuit.
(3) When the LSSD circuit is in the normal operating mode, it is
desirable that some of the HFPH latches (especially the L2
latches) be merged into the Functional core and utilized for
	 00
functional operations (use the L2 latches as data registers,
for example). With the aformentioned design structure, this
„unusual" utilization of existing hardware is just too
difficult to accomplish.
In the following we will show some oth4r LSSD testing techniques
and design structures that, for s*+ small amount of °mfrs hardware
cost, not only simplify the testing processes bi ^ also enhance
circuit design feasibility.
A limalified NJLX 91 r.wM .4,i roult ,tenting
A more effective and efficient way to test a LSSD circuit would
be to test the sequential and the combinational networks AS-
parately and ind2oendently. Independent testing of the sequen-
tial network (the SHLs) has been described in section 2.2.3 to be
a trivial task. It is not so for the testing of the combina-
tional block. In order to test the combinational block indepen-
dently, the feedback path must be broken and the feedback test
vector Yx(y 1' y2p ..,, ym) must be externally controllable such
that it can be considered as part of the primary inputs to the
combinational block. It seems that procedures P1-P4 do exactly
r,
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this, but the fact is that the number of times that the L1
latches have to be re-initialized must be drastically reduced to
make the scheme practical.
Figure 2.15 shows a LSSD design atrra tune which differs from that
shown in Figure 2.12b only in that every basic storage element is
implemented in a so-called "Stable shift Register Latch (SSRL)".
Figure 2.16 shows the logic implementation of an SSRL, a modified
version of the SRL. There is an additional input port Q for the
L1 latch with shift clock C1 and an additional latch L3 with
shift clock C2
. With this structure the combinational block N
can be tested as follows:
Since in testing of combinational circuits, the order in which
test vectors are applied to the circuits can be arbitrary, we can
reorder the computed test set in which Lavery t ►eotor is of the
form (p 1 ,	 p2, •••, p n,	 Y 11 Y2 , ° •• ,	 ym)	 to form	 subsets	 (ST)	 of
test vectors such that
(1) in each subset, the feedback test vectors (Y 1, Y21 •• -, ym)
are constant vectors,
(2) no two subsets have identical constant feedback test vec-
tors,
(3) the constant feedback test vectors in the subsets are in an
ascending order.
For example: Assume the combinational block N has two primary
inputs p 1 , p2 and two feedback input y 1 , y2 , and
the computed test pattern is as follows:
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t
P1
	 p2 y1	 72	 OF PUO R (QUALITY
0	 10	 0
0	 1 0	 0
0	 0 1	 0
1	 1 1	 0
1	 0 0	 1
0	 0 1	 1
1	 1 1	 1
0	 1 1	 0
1	 0 0	 0
1	 1 0	 1
0	 1 1	 1
Following the rules presented above, the test set
is reordered as follows:
P1 P2 Y1 Y2
1
0 1 0 0 constant feedback
1 0 0 0 teat vector
0 0 0 1 constant feedback
1 0 0 1 test vector
1 1 0 1
0 0 1 0 constant feedback
C. 1 1 0 test vector
1 1 1 0
0 0 1 1 constant feedback
0 1 1 1 test vector
1
»
1 1 1
f
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Now we oxn apply the recorded test set to network N as follows:
Assume there are k subsets and q primary input test rectors in
each subset.
(1) Let i%Jal.
(2) Scan in the constant feedback test vector (y 1, Y2,•••, ya)
of ZTi into the the L 1 and L3 latches by applying the A l B,
and C2
 clock signals in an appropriate sequence. 	
00
(3) Apply Pj of STi to network N.
(4) Allow enough time for the input test signals to propagate
through N, generating a stable output vector (Z, x 1 , x2,•••,
xm) .
(5) Scan out x1, x21 ... 1 xm , and compare them with the expected
response.
If error is detected, stop.
If no discrepancy is detected and if J ,q, increment j and go
to (7), otherwise continue.
(6) If i$k, increment i and go to (2), otherwise stop.
(7) Turn on C 1 to load content of L3 latches into L1 latches and
go to (3).
Clearly, with the modified structure, the number of times that
the L1 latches have to be re-loaded is reduced from kxq to k.
This structured design scheme indeed converts a given sequential
network (under test mode) into a combinational network. There-
fore, the problem of testing sequential networks in an LSIOYLSI
device would be greatly simplified if such a DFT technique is em-
ployed throughout the circuit design phase.
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2.2.4.1 JA BOX-LSSD Interfaou. Using the modified LSSD
design structure shown in figure 2.15, the problem of getting the
correct test sequence to test the Non-LSSD network shown in
figure 2.14 can easily be solved. For example, as previously
stated, the sequence y1y2"[00,01a cannot be shifted into the SRLs
of the structure shown in figure 2.120. However, in figure 2.15,
Y 1 y2 x00 can be shifted in the L3 latches first. Then the se- ►
quenoe (01,10) can be shifted into the L 1 latches. By the time
the pattern 10 is in the L 1
 latohes, it can be loaded into the L3
latches by applying a C 2 clock pulse. Therefore, the non-LSSD
login does not see the intermediate 01 pattern. Figure 2.17
shows the original SSRL design proposed in the paper by DasOupta
[277. This SSRL, which has a lower gate count than the one shown
in figure 2.16, cannot be used for the testing scheme described
in pages 41-44 because direct feedback from the L 3
 latches to the
L 1 latches of the original SSRL would interfere with the data
flow between the combinational net and the latches or the scan-
in/scan-out data flow. Consequently, an additional data port (Q)
is required.
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M2.2.4.2 Utilisation 2f Exietina Latches ,in T_Mn LAZI ,,, Figure
2.18 shows an example of use of SSRLs in LSSD logic. 2n SRLs
would be required to store the addend and the augend if the
circuit is designed with SRLs. For the same adder circuit design-
,id with SSRLs, however, only n SSRLs are required, resulting in a
saving of 12n logic gates (there are 10 gates per SRL and 16
gates per SSRL).
2.2.4.3 Lip Parity Cheokin¢. The loan-in/loan-out capabilities
of an LSSD structure also allow for easy testing of the parity
checkers of circuit data registers. For example, if the addend
register in figure 2.18 is parity coded (e.g., a 0 is the parity
bit) and its output is checked by a parity checker as shown In
figure 2.19, then the correct operation of the parity oheokev can
be tested by loading the register with bad parity through a scan-
in process and then by observing the output of the parity check-
er. In an unstructured yet complex logic network, the loading of
invalid parity into the SRLs may not be possible. Even if it is
possible, a rather long homing sequence is required.
2.2.4.4 ,00=yine Dynamic ,S,ca The same structure design shown in
figure 2.15 can also be used for on-line dynamic scan. During
normal operation and in every system cycle, the machine state is
stored in the L 3
 latches. When an error is detected, normal
operation is halted and the L 3 latches contain the last known
machine state prior to the error occurrence. This machine state
00
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can now be reloaded into the L 1
 and L2 latches, and the system
can be re-started and stepped through one cycle at a time until
the error condition is re-created and diagnosed. This diagnosis
process can be conducted by a dlagnostio processor as mentioned
in subsaction 2.13.
2.2.4.5 on-ling Error Dstlo ts on I& Memgr.V The SSRLs can also be
used to detect stuok-at faults in the system memories. Figure
2.20 shows the block diagram of such a scheme. A word X is read
out and stored in the L2 latches. X from the L2 latches is
reloaded into the same memory locations. Then it is read out
again and stored in the L 3 latches. X is now available at the L3
outputs of the L3
 laA" — it is again written into the same
memory locations to restore the data. Now the contents of the L2
and the L3
 latches are compared bit-for-bit. If there is any bit
in the memory that has atuok-at faults, then the corresponding
bits in the L2
 and the L 3 latches will be identical. The TSC
comparator (see subsection 2.1) will detect this error and flag
an error signal.
LSSD structured design using SSRLs surely introduces oomiderable
hardware overhead at the gate level. However, the enhancement in
circuit testability, system serviceability, and design
feasibility provided by this scheme would indeed justify the
hardware overhead cost. In section 3, we will discuss this aspeot
in further detail.
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2.3 MODULARIZED DECOMPOSITION VIA MULTIPLEXED ROUTING
Noting the facts that test generation and fault simulation are
perhaps the most costly and time consuming processes in LSI/VLSI
device testing and that the stook-at fault model may no longer be
adequate for LSI/VLSI circuit fault characterisation, S.
aozorgui-Nembbat and E.J. MoCluskey of Stanford University [161
proposed in 1980 a DFT scheme which they claimed would allow fow
exhaustive testing of the devices and thus would virtually elimi-
nate test generation and fault modeling. The basic principle of
their scheme is as follows:
To a given network G to be designed for testability, additional
routing logic (bus multiplexers) are added such that G can be
decomposed into modules G 1
, 02 ,... 1 On with the following proper-
ties:
(1) Each module Gi , 1Si,$n, has few enough inputs that exhaustive
testing of the module can be practically accomplished.
(2) All inputs and outputs of each module can be tirectly
connected (routed) to the primary inputs and outputs of the
network G respectively.
This scheme alone may be effective only if in every module,
there is, if not none, a simple sequential net that is buried
deep in the module. If the opposite is true, then the problem of
fault diagnosis remains unresolved, even though test generation
is still not required. In this case, the LSSD structured design
technique may also be employed to ease the fault diagnosis
problem.
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2.3.1 Basio Circuit Decomposition Scheme
Given a network 0 with input bus X and output bus ", it is always
passible to decompose it into two modules 01 and 02 with disJoint
sets of inputs (X 1
 and X2 ) and outputs (X 1 and X2) and two
internal linking buses (L 12 and 2,21) called the supplementary
inputs and outputs, am shown in figure 2.21. In figure 2.22 we
give a simple example of circuit decomposition. Notice that a-an
though 0 1
 and 02
 have a oo-..Aon input (4), the decomposition can
still be carried out by making the primary input X4 to 0 2 a
supplementary input. Similarly the primary output f 1
 of 01 can
also be made a supplementary output that feeds 0 2. Ore may consi-
der this decomposition teohnique as the input/output bus deoompo-
aition as against the usual functional decomposition of digital
circuits. Nevertheless, functional decomposition., If it can be
applied to the given network 0, can also be used for this scheme.
In order to test 0 1
 and 02 independently, we must bo able to
isolate the module not under test from the module under test.
Figure 2.23a shows the block diagram of an implementation oi' such
a scheme. When 01 is to be tested, for instance, 02 is to be
isolated. Figure 2.23b shows the selected data paths under such a
test mode. Direct control of the supplementary inputs (SI1) of 01
is achieved by connecting this bus directly to the primary input
bus X2 via MUX 2. Direct observation of the supplementary outputs
(S0 1 ) of 0 1 is achieved by connecting it to the primary output
bus r2 via MUX 1 and MUX 4.
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2.3.2 Generalised Routing Scheme
A generalised routing scheme can be deduced by careful
examination or the 2-module routing scheme described in the last
subsection. In general the following remarks are true:
(1) Suppose the network O is decomposed into n modules. Bach
module Ok (k r ( 1,2,,,,, n) ) receives n input buses (one
primary input bus Xk and n-1 supplementary input buses 1.jk
( j c {1,2,...,k-1,k+1,...,n))
 
from the other n-1 modules) and
produces n output buses (Yk and Lkj for all k except kxj) for
the primary output and the other n-1 modules respectively
(see figure 2.24).
(2) For each module O k, there are n-1 linking multiplexers and
one output multi plexer. (Figure 2,241
(3) The width of any supplementary input or output link of any
module must be less than or equal to that of the smallest
primary input or output link.
Figure 2.25 depicts the block diagram of the implementation of a
3-module routing design. Nine multiplexers are used to route the
external (primary) and the internal (supplementary) input and
output buses. In normal operation, the linking multiplexers
selwc'v,
 all the supplementary output buses of all three modules,
and the output multiplexers select the primary output buses of
all three modules. In test mode (02
 is under test, for example),
the linking multiplexers and output multiplexers select the data
paths drawn in thick lines in figure 2.25.
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If we group all the multiplexers together, we will hays created a
circuit block whi.oh can be called the Lisigan j„k.=,. Figure
2.26 shows a conceptual picture or the generalized routing model.
The number of multiplexers in the liaison net is equal to n 7. The
issue of additional I/O pine will be addressed in section 3.
Figure 2.27 g1ves an implementation of a 1-out-of-4 bus
multiplexer using pass transistors. A 1»out-of-n tau+ multiplexer 	 10
has the same structure and can be implemented accordingly.
2.3.3 Realiability and Testability of the Liaison Network
,Since the multiplexers are mainly pass-transistor switching net-
works, they are very reliable. However, faults do occur in this
type of circuit. A common one is the bus stuok-at fault (i.e.,
one of the input buses is always selected (connected) to the
output bus, independent of the selection address). This type of
fault can be easily detected sinoo, for any one multiplexer, at
least one of the input buses 43 externally controllable and the
output bus is externally observable; it can be tested by routing
the input buses one by one to the output bus and observing them
one by one. If these output vectors are all identical, we can
almost conclude that the multiplexer has a bus stook-at fault.
The exception in that by mom* very mmall chance, all input buses
may have the same data vector. This doubt can be eliminated by
applying a different test vector to the externally controllable
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input bus of the multiplexer and repeating the above test
prooedure onos more. Tf the same phemonenon 000urs, than we can
oertify our previous oonolusion. Further testing may b* required
to identify the faulty input bus, Note that if there is mare 
than
one faulty multiplexer at any given tine, the fault deteotion
prooess may be diffioult and time»oonsuning.
This multiplexed routing soheme indeed enhances oirouit testae-
bility. A large network may be partitioned into smaller modules,	 A
eaoh of which may be exhaustively tested in a reasonable amount
of time. Elenoe the prooesses of fault modeling and test genera-
tion may be abandoned (see disoussions in subseotion 3.3
oonoerning the praoticality of this supposition). On the other
as
	 J.* WAS RaY%4 Waa ovr.tain relatively complex buried sequenti=1
nets, then fault diagnosis may be very diffioult unless some
other AFT teohniques) is also employed. Furthermore, as it is
oommon in most DFT sohemes, this soheme deoreasas the prooessing
speed of the devioe due to the time delay of the multiplexers.
Therefore, none of the aforementioned DFT sohemes is the answer
to effeotive oirouit design for testability. Tn seotion 3 we will
try to present and compare the strong and week points of eaoh of
these aohemes. Then in meotion 4, we will try to merge these
teohniquen aalon4 with some other DFT teohniques and test genera-
tion teohniques to form a general aapproaoh to h3xlVLSI oirouit
design for testability.
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SECTION 3
COMPARISON OF DFT TECHNXQUE3
The viability and effectiveness of .a DFT technique depends mainly
on the following factors (please also refer to subsection 1.1 on
"{food Testability Measures") ;
(1) Effects on test generation, fault modeling, and fault	 A
diagnosis;
(2) Fault, coverage;
(3) Hardware overhead;
(4) Additional I/O requirements;
(5) Erreot on processing speed;
(6) Ease of implementation and utilisation of added hardware for
functional operations.
In the following sgbsections we will try to analyze the DFT
schemes described in sootion 2 with respeot to the above factors.
3.1 SELF-CHEC1KXNG 'TECHNIQUE
This scheme mainly uses TSC oheokern and comparators to monitor
the operations of various modules and check signal Flows among
the modules. A group of researchers at the ISM Thomas J. Watson
Research Center have completed a study [25) of the cost
effectiveness of employing this self-testing technique in a paper
re-design of the processing unit (PU) of an 3/360 computer for
testability. Since this study is one of the very few similar
3-1
studies that are general enough to be considered as repreaenta-
tive, we will use its results to support the following analysis:
t "' Ofects on tes; generation, fault modeling, and fault
diagnosis:
Since every module and every bus in the device is monitored
by some checkers and comparators, circuit fault location and
diagnosis can be achieved to the register-transfer level. As
in the IBM study, the modified processing unit of the S/360
computer consists of ten modules ( figure3.1). Each module is
again partitioned at the register-transfer level such that
the registers, decoders, counters, buses, ate. of the module
can be monitored separately as follows:
(a) Registers - additional parity bit(s); checked by TSC
parity checkers. (Figure 2.18)
(b) Decoders - all output lines decoding input configAration
of even parity are connected to an EXOR gate
while those of odd parity are connected to
another EXOR gate. If the outputs of the RXOR
gates compose a morphic 1/0, then no
error/error is detected. (Figure 3.2)
(c) Internal buses and storage - coded and checked by parity.
(d) Counters with decoders .. use both techniques in items (a)
and (b).
Since all the checkers and comparators are totally self-
checking for any single faults described in section 1.3 (see
appendix B), fault modeling may not be needed. However, fault
3-2	 ^a
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simulation is required for fault location and diagnosis at
the gate level.
(2) Fault coverage:
This scheme covers al]. single faults. Moreover, due to the
scheme's capability of checking for all single faults and
byte alioe organization of storage, it is reported in the IBM
study that the scheme also covers 64-80% of multiple faults.
(3) Hardware overhead:
Since this technique requires all critical functional modules
(e.g., the ALU(s) of a CPU) be duplicated on chip and
checkers/comparators be used to monitor module operations and
data flows, the estimated minimal gate level hardware over-
head is about 250%. However, some of the checking circuitry
needed to check a chip can be added in the same chip itself
within gate and pin constraints. Thus there is a substantial
reduction on chip count overhead. As reported in the IBM
study, each of the ten modules is implemented in a LSI chip
and at the chip level, the self-testing design of the FU only
resulted in an overhead of 6.5%.
The output of any one critical functional module can be
checked for correctness by another built-in hardware scheme
known as the "Store and Generate" technique due to Agarwal
and Cerny [-i8j. Instead of duplicating the module on chip for
output vector comparison, the calculated response set to a
prescribed test set is stored and/or generated on chip for
the comparison process. In section 4 we will present several
3-3
ways to store and/or generate the prescribed test set and the
calculated response set on chip.
(4) Additional I/O requirement
The additional I/O requirement of this technique can be
viewed as minimal. Additional I/O pins are required only for
parity inputs and error outputs. It is estimated that an
average of four extra pins are added to a 40 or 64 pin
package (the self-testing IBM design averaged two extra pins
per chip). However, additional I/O pins may be required if
external injection of erroneous or invalid signals into the
device is needed to verify the functions of the TSC checkers
and comparators.
(6) Effect on processing speed
The delay effect of the TSC checkers and comparators on
signal propagation is relatively insignificant due to the
fact that the checking is done in parallel with the
functional processing. However, the time needed for error
detections and corrections of memory words may be large
compared to the memory cycle time. This delay effect can be
minimized by the employment of a memory processor that
constantly checks the memory contents.
(6) Implementation
The TSC checkers and comparators described in subsections
2.1.2 and 2.1.3 are very easy to implement on chip. They do
not take up much chip real estate and their "array" type
structure is well-suited for automated logic design.
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Consequently, design errors can be kept minimal. Pinall„, the
checking circuitry cannot be used for functional operations.
3.2 LEVEL-SENSITIVE SCAN DESIGN TECHNIQUE
In this atrut,tured design scheme, there are two main design
concepts:
(1) Correct operation of all internal storage elements does not
depend on signal rise/fall times and on circuit delays.
(2) All internal storage elements are externally controllable and
observable.
Following tnese design concepts, a trial redesign [29] of the
Texas Instruments 74S481 four-bit slice microprocessor component
used in the B-52 AP101-C Offensive Avionics Subsystem Computer
was carried out by Rawlings, Rosenbluth, and Groves of the AFWAL
Avionics Lab and of IBM to study the viability and cost-
effectiveness of this J49SD technique. In the following we will
use the results of this study to substantiate our discussions:
(1) Effects on test generation, fault modeling, and fault
diagnosis:
Since in an LSSD design all internal storage elements (the
SRLs and/or the SSRLs) are externally controllable and obser-
vable, ueF3t generation is greatly simplified. In view of
testing, modules with buried sequential nets are converted
into pure combinational nets. Thus, automated test, generation
time can be made to increase almost linearly with gate count
instead of exponentially with sequential complexity. More-
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rover, so testing and manual intervention of test generation
can be avoided. The problem of fault modeling is at the
present restricted to that of do stuok-at fault modeling due
to the fact that the effects of all other types of circuit
faults on the behavior of a complex buried sequential net is
not yet well-understood. Further research is to be done in
this area.
As mentioned previously, fault diagnosis can be achieved to
within a combinational net of a module (sub-module level).
The boundary of a module can be defined by the SRLs and/or
SSRLs of the module itself.
(2) Fault coverage
This scheme could achieve 100% of de stuck-at fault coverage
if all logical redundancy in a design is eliminated. In the
redesigned version of the 745481 (designated the SCS481),
there are only 171 out of 7046 (2.5x) possible do stuck-at
faults that were determined to be undetectable, and 126 out
of the 171 undetectable faults are due to logical redundancy.
After the redundant circuits were eliminated from the design,
a 99.35% of de stuck-at fault, coverage was obtained.
(3) Hardware overhead
Hardware overhead at the gate level is highly dependent on
the complexity of the sequential networks. It takes six gates
to implement an edge-triggered data flip flop, 10 gates to
implement an HFPH SRL, and 16 gates to implement an SSRL.
Therefore, if every internal storge element (memory excluded)
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dof a design is implemented in SSRL, then a (16-6)/6 : 170%
gate overhead results. However, many of the SSRLs can be
utilized, with proper circuit reconfiguration by clock
controls, as functional processing elements such as data
registers. Moreover, the gate count of the combinational nets
of the design has a decreasing effect on the net gate over-
head figure. Therefore, the average logic gate overhead is
about 4 to 20% [121. Amazingly, the figure on gate overhead
reported in the AR AL study is a mere 2.7%.
Quite clearly, the above small gate over..".ead figures suggest
that the chip overhead would be close to 0%.
(4) Additional I/O requirement
At the chip level, at least six additional I/O pans for
clocks C 1 , C2 , A, and B, and for the scan-in and scan-out)
are required in an SSRL design. For a 6 11 pin package, this
figure translates to a 10% I/O increase. At the board or
system level, however, those additional I/O pins k , -an also
taks the roles of the system I/O pads required for standard
operator/CE console interface. In the ARAL study, the addi-
tional I/O figure at the board level is 6.5% (46 pins on the
original design vs 49 pins on the revised design).
(5) Effect on processing speed
Under normal operation and with the single latch design
structure (figure 2.12b), the processing speed of the device
is not changed because only the L 1
 latches are used for
internal data storage. Using the cycle stealing technique,
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soan-in/soan-out way be done without affecting the normal
operation speed. O YA the other hand, this DFT scheme may even
improve the processing speed if dynamic diagnosis is required
to ensure proper system operations at all times. This is due
to the fact that good diagnosability and serviceability are
inherent in the design structure. The AFW'AL study reported no
significant decrease in processing speed of the SCS481 as
compared to that of ;,he 745481.
(6) Implementation and hardware utilization
The design structures of this technique (section 2.2) are
well-defined. All internal storage elements are implemented
in SRLs and/or SSRLs, and the boundary of every module can be
defined by the SRLa and/or the SSRLa. Therefore, this tech-
nique ectually aids the automated design process. Finally, as
mentioned earlier, ce.reful and thorough design consideration
can lead to very good utilization of added logic in the
device.
3.3 MULTIPLEXED ROUTING TECHNIQUE
The main objective of this scheme is to partition the functional
hardware into independent modules under the test mode such that
each module can be exhaustively tested. As the device gets more
complex, there is a clear-cut advantage of circuit partitioning
for testing over other conventional testing techniques. Recent
reports L301 pointed out that the circuit partitioning technique
can reduce testing time up to 100 fold. For example, Motorola
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rInc. has been highly successful in reducing production tent time
(from several minutes to several seconds nor chip test) on its
68000 16-bit microprocessor through the use of an extra 2% of
chip area for dingnostie logic and a unique partitioning test
method that separates the control part from the data handling
part of the chip. Other manufacturers such as Zi,1og Inc., Intel
Corp., and Texas Instruments Ino. are also in favor of this
technique [30]. MoCluskey demonstrated the viability of his
scheme by applying it in a redesign of the TTL74181 ALU/FUNCTION
GENERATOR. We will use his results in the following discussions:
(1) Effeota on teat generation, fault modeling, and fault
diagnosis
Realistically, test generation and fault modeling may not be
totally eliminated by the employment of this technique in DFT
circuit design because in large and complex LSI/VLSI devices,
due to chip real-estate and power constraints, large scale
modularization may not be possible. However, test generation
and fault si.mulation run time can indeed be drastically
reduced even if the modularization is done on a moderate
scale. It has been observed that, in general, if a network is
partitioned into m modules which can be independently tested,
then the test generation and fault simulation time is reduced
by a factor of m 1311. Further, test time is also reduced. In
MoCluakey's study;, the 74181 is partitioned into five mo-
dules, and a saving of 16 times in the number of exhaustive
teat vectops is achieved.
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f(2) Fault coverage
The fault covering capability of this scheme is highly
dependent on the degree of partitioning. If the device is so
partitioned that exhaustive testing of each of the parti-
tioned modules becomes feasible, then the fault coverage
issue becomes unimportant because any undetected 'raults
would be considered to have occurred 4 n some redundant
circuit of the device, and thus, such fault y can be elimi-
nated. But if exhaustive testing of the individual modules
is not practical, then this scheme will have little contri-
bution to fault coverage. In some extreme cases, this scheme
may increase fault coverage if due to the routing capability
of the liiiAo;^ network,  SOme originally non-sensitixable
internal lines become externally controllable/observable.
(3) Hardware overhead
This scheme requires the most hardware overhead at the gate
level. In general, a 100% area overhead (which may be much
larger than the gate count overhead) may result due to the
large number of extra routing multiplexers and decoders and
the complex network of extra signal routes. In McCluakey's
design, the gate count overhead is about 30% (28 additional
gates vs 92 original gates). It is estimated one or two
extra chips are required to house the liaison networks at
the board level, which amounts to about 5% of chip count
overhead.
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Cal Additional 1/0 requirement
The only additional 1/0 pins are those required far the input
of selection codes to the multiplexers for test module solec-
tion. The number of such addIti oval 1/0 pins is clearly a
function of n, the number of partitioned modules, and of
circuit configuration of the decomposed circuit,. It is
expected to have an upper bound of 0+01092n, This is
because if there are n modules, each module will have n-1
linking multiplexers and one output multiplexer (figure
2.24). Each linking multiplexer has two input buses (the
right and the left input buses). Only one selection line is
required to select the right or the left input buses of all
n-1 linking multiplexers that are associated with a module.
Thus we need n such selection lines because we have n groups
of n-1 multiplexers to control. With encoding, we only need
1092n primary signal lines to set or roast any of the n
selection lines. Now, for the n output multiplexers, each of
them has n input buses. Therefore, for each output
multiplexer, we need 1092n selection lines. Hence for all n
output multiplexers, we need nlog 2n selection lines.
Therefore, we need in total 1092n + nlog 2n x (1+n)1092n
primary input lines to control all the multiplexers. For
example, if a design is partitioned into 4 modules, at the
most 10 additional 1/0 pins are required for the control of
the multirlexers. However, subntantial reduction of
additional 1/0 pins can be achieved if the circuit is
3-11
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well -partitioned. MoCluskey ham shown in wis radesign of the
TTL74181 ALMUNCTION GENERATOR that only "l-N& O additional
1/0 pins are required to partition the circuit into Five
independent mo4+ules. On the other hand, circuit configuration
may Jeopardize any attempt to reduce additional 1/0 pins, and
thus, the number may reach the upper bound value.
(5) Effect on processing speed
The delay effect is mainly due tv the time delay3 of the
routing multiplexers. It can be minimized if the multiplexers
are implemented with pass transistors r y a shown in fib; "s
2.27.
(6) Xmplementation
The only implementation problem is the difficulty in routing
the large number of extra signal lines on chip. With the
present LSI/VLSI implementation technology, the technique of
orthogonal interweaving of diffussion and metal lines may be
used to solve this problem. Also, total reoonfiguration of
the network modules may be necessary.
We have tries: to analyze the effet .ivenssm of the Self-Testing,,
the LSSD and the Partitioning DFT teehniquea with respect to the
six pertinent factors. The table in fip;are 3.3 lists the •o^ult.s
of the analysis. From there we can see that none of the three
techniques can be considered as superior to the others. A logical
conclusion may be that a good DFT technique may be one that
3- 12
combines all three of then* techniques together. Xn the tollowirsS
section, we will try to pcosent s DYT design procedure that useu
all three techniques.
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SECTION 4
A GENERAL APPROACH TO DESIGN FOR TESTABILITY
From the discussions in the previous three sections, we can draw
some conclusions on the testability requirements of LSI/VLSI
logic design :
(1) High degree of modularization, in both the "Operation" and
"Test" modes;
(2) Inputs and outputs of each module are externally accessible;
(3) Circuit operations are independent of timing properties of
the device;
(4) The state of all internal storage elements (except memory
arrays) are directly controllable and observable;
(5) Operations of all critical modules are monitored in real
time;
(6) Built-in meiory error detections and corrections if viable;
(7) All internal and external data/address buses are monitored in
real time, built-in signal propagation error corrections if
possible.
It is clear that in order to incorporate all of the above seven
AFT requirements into a logic design, all three of the DFT tech-
niques, namely, self-cheoking. L= and partitionin& have to be
employed in the design. The following describes a fundamental
design approach to such a design objective. In subsection 4.1 we
present a set of general DFT guidelines, and in subsection 4.2 we
propose a general design structure for the implementation of the
4-1
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Mguidelines. An example based on the Intel 8748 general purpose
microcomputer chip is also included for illustration.
4.1 GENERAL DESIGN FOR TESTABILITY GUIDEIINES
G1 : With the multiplexed routing technique, partition the CUT
into smaller modules. In general, the size of any one module
should not be bigger than that of a maorocell (KlOk gates,
see section 1.4.5, page 1-15.
G2 : Implement all internal storage elements of each module with
SRLs/SSRLs and apply the LSSD technique to allow direct
access of these storage elements from both the primary
inputs and outputs.
G3 : Monitor all modules that are determined to be critical to
the correct operations of the CUT with TSC code-checkers and
comparators. Built-in response set generator and/or storage
may be used to implement this guideline (see subsection
4.3).
G4 : Code all input and output vectors to and from every module
with error deteoting/correcting code(s). With slight
modification, the TSC code-checker described in subsection
2. 1 .2 can be used as a TSC parity code generator.
Furthermore, memory array module(s) should at least be coded
with SEC/DEC Hamming code.
G5 : All clod: signal lines should be directly controlled by
primary inputs. For a more formal set of design rules on
clock signal lines, please refer to design rules 2, 3, and 4
4-2
of C 12;.
G6 : (i) If phyuically and economically viable, all built-in TSC
code-checkers and comparators should report, to a ouilt-
in Diagnostie_Processor, the real time status of all
modules and data/address buses. Once the diagnostic
processor is signalled of an error, it will initiate a
sequence of diagnostic operations such as
(a) critical error determination;
(b) error corrections;
(c) on-line dynamic scan (see Section 2.2.4.4 0 page 2-27);
(d) roll-back operations; and
(e) declaration of device malfunction with error
information sent to the outside world.
(ii) if not viable to include a diagnostic processor on
chip, at least a TSC "Reduction Circuit" should be
built on chip instead. This reduction circuit, commonly
known as RCCO (reduction circuit for checker outputs),
is used to encode all outputs of the TSC code-checkers
and comparators such that the internal error
information of thv device can be sent to the outside
world through a small number of primary output pins
(normally S 5).
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4.2 A GF.NEVAL DFT STRUCTURE
Figure 4.1 shows a general design structure with which the above
DFT guidelines can be imp omented into a logic design (a device).
First the device is partitioned into several modules using the
multiplexed routing technique. In figure 4.1 we show a 6-module
partition only for illustration purpose. It is up to the
discretion of the deaigner(s) on how the device is to be parti-
tioned. Most often the block diagram of the structure of the
L_	 device generated at the early design phase will furnish a clear
picture of module boundaries. A basic approach to this problem is
to partition the device by fUngti n For example, a general one-
chip microcomputer like thn Intel 8748 (figure 4.2) can be parti-
W.onerd into thirere iaodulea : the Control Module (CM), tiie Da t*a
Processing Module (PM), and the Memory Module (MM).
For each module in figure 4.1, there is a TSC I/O bus checker to
monitor the data flow. The I/O buses of each module are directly
connectable to the primary inputs and outputs of the device via
the liaison network. The input bus to each module consists of (a)
the coded input data bus, (b) the scan-in line and (o) the system
clock bus. The output bus from each module consists of (a) the
coded output data bus, (b) the scan-out line and (c) internal
error signal output lines.
* For every module, additional code-checkers and comparators
might be built in to monitor its operations. For example, the
PM of Intel 8748 may have its ALU duplicated on chip, and the
4-4
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Note that all internal error signal output lines from each module
go to the liaison network which routes them to either the Diag-
nostio Processor, DP, (dotted block) or the primary output of the
device or both.
Now, in order to implement the LSSD and the partitioning
techniques, we need two extra sets of primary inputs : one for
the input of LSSD control signals (clocks A, H, C 1 , and C2 ) and
one for the input of control signals to the liaison network. Here
in figure 4.1 we see that we have used a bus multiplexer
(controlled by a line called "LSSD/PARTITION") and a register
array (called the "Liaison Network Control Registers (LNCR)") at
the front and of the device to implement the additional input
requirements. This way the two extra sets of primary inputs can
be sent into the device through a single bus only. The size of
this bus is often determined by the number of control lines
required for the liaison network (normally K 5). This scheme
works because of the fact that under the "test" mode, often only
one module is being tested, and the control lines to the liaison
network are kept constant throughout the test period of that
module. Therefore, the liaison network control vector is first
sent into the LNCR to select the test module. Then the "LSSD/
two identica] ALUs are compared by a TSC comparator (figure 4.3).
All registers (PC, AC, FR, DMAR, and I/O buffers) may also be
monitorred by TSC code-checkers. Therefore, a internal error
signal bus is present at the output PM.
4-5
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PARTITION" line to the bus multiplexer is reset from logic 1 to
logic 0, enabling the bus multiplexer to route its input bus to
the LSSD Control Signal bus. At this time LSSO operations can
begin.
Finally, note that if there is a diagnostic processor or some
functionally equivalent hardware built into the device, we may
build in some test not and response not generator(s) and/or
storage as one or several of the modules to periodically cheek
any critical module under test. In many cases, real time
monitoring can be substituted with periodical checking of
critical modules to guarantee reliable operation of the device.
The following subsection presents some of the techniques for test
set and response set generation and storage.
4.3 TEST SET AND RESPONSE SET GENERATION AND STORAGE
The block diagram of figure 4.4 depicts the general
"store/generate and compare" tcohnique. First the calculated test
set T and the calculated response set R are either stored in
and/or generated by the Input Teat Set Complex (ITSC) shown by
the dotted block and the Output Test Set Complex (OTSC)
respectively. Note that the input test vectors can be sent to the
CUT externally through the primary input pins of the device,
thereby eliminating the ITSC. For each test vector passing
through the CUT generating a true response vector, the
corresponding calculated response vector is sent from the OTSC.
These two output vectors are then stored in the two data
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Mregisters separately. A clocking signal "CC" is then used to
clock the vectors into the TSC comparator for equality
comparison.
The main problem of this scheme is the large memory space
required by the ITSC and/or the OTSC. An improved ve"sion of this
scheme was proposed by Agarwal and Cerny, which they termed as
the "Store and Generate Built-in Testing" approach [18]. The
block diagram in figure 4.5 depicts this scheme, which was
designed to reduce the storage requirement. There we see that the
ITSC is composed of a ROM memory storage and a linear feedback
shift register. The ROM simply contains a not of vectors Ax[a1 r
a2 ,..., ar]. Upon the control of the counter and for each vector
ai sent from the ROM, the linear feedback shift register can
generate another set of vectors Six[ai1 ► a12, •.•, ais]• Therefore
a set of r s veootrs [a ij ], i(' [1,2,...,r] and Je [1,2,...,s],
can be generated by the ITSC. In order to use the set [ a i j ] to
detect all the faults in the prescribed fault set F, it remains a
problem of calculating the set A and determining the structure of
the linear feedback shift register such that the calculated test
set T is equal to or a large subset of the set [aij ]. There is no
unique solution to this problem. The following describes a
primitive approach to this problem:
Let the test vectors of the test net T be n tuples and let
the ROM have bit locations b 1 , b2 , bp..., bk, k = 2 n. First
the test set T is rearranged such that the test vectors are
in an ascending order (i.e. T=(t1, t2,..., tm), t1<t2< ... <tm
4-7
t 1 0100
t2 1011
t3 1000
t4 0111
t5 1110
tb 0010
t7 0101
t8 1010
0100
0101
0010
0111
1000
1010
1011
1110
r
f#
and t 1 ,Z 0). Starting with the zero vector, do the following:
(1) Set i and	 to 1;
(2) Set v to 0;
(3) If ti x v, than net bj to 1 and increment i
else met bi tO 0;
(4) increment v and J ;
(5) If i,, m, then go to (3) else stop.
For example, suppose the following are the calculated test
set (left column) and the rearranged test set (right column)
with n%4:
Teat Vector	 `	 Calculated	 Rearranged j
then following the algorithm presented above, the set A is
found to be:
4-8
i v ti ajs(bj)
1 1 0000 0010 0
1 2 0001 0010 0
1 3 0010 0010 1
2 4 0011 0100 0
2 5 0100 0100 1'
3 6 0101 0101 1
4 7 0110 0111 0
4 8 0111 0111 1
5 9 1000 1000 1
6 10 ION 1010 0
6 11 1010 1010 1
7 12 1011 1011 1
8 13 1100 1110 0
8 14 1101 1110 0
8 15 1110 1110 1
After set A has been found and stored in the ROM, the
calculated test set can be generated using a simple up-
counter which starts the up counting with the zero vector,
generating vectors o l , 02 00001 op, p=j, and o f =zero vector.
Each bit from the ROM is used to gate the corresponding
vector from the counter to th" CUT. Thorefore, frr every
aj=1,'0, the vector o f is sent/not sent to the CUT. To reduce
the testing time, the up-oounter can be run in a very fast
rate and is only paused whenever the output from the ROM is a
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logic 1 to allow enough time for the test vector to propagate
through the CUT. Than a "Bosun* Count" signal may be gent
from the output comparator to the counter to restart the
normal counting operation (figure 4.6).
Using this "Store and Oenarate" scheme, the required momory
spaoe, in some cases, can be substantially reduced. As Illu-
strated in the above example, there are 4x9=32 bats in the
test not while there are only 15 bits in not A.
A similar scheme can be used to "store and generate" the test
response set. The following describes a method proposed by Savir
[32] to reduce the storage requirement of the test response set.
It is called a "Syndrome Test". This scheme is only applicable to
combinational. oirouits. Since the combination or the LASD tnd the
partitioning techniques can be usod to convert any logic circuit
into a combinational circuit, this scheme remains an effective
tool for built-in testing.
Definition : The ,syndrome S(F) of a Boolean function F is defined
as S(F) . K(F) /2n, where K(F) is the namber of
minterms realized by F, and n is the number of
binary input lines.
Therefore, given a combinational circuit, the syndrome of each of
its primary output lines is basically the number of 1a appearing
at this output line after all possible input combinations have
been applied to the circuit.
Now, if the combinational circuit is so designed that its fault-
free and faulty (single stuok-at fault) versions have different
4-1D
rsyndromes, then the circuit can be tested by comparing the actual
syndrome generated by the circuit slier all input combination*
have been applied to it with the calculated vault-tree circuit
syndrome (figure 4.7). This special design of combinational cir-
ouits is called "Syndrome Testable Design". Detailed design prin-
ciples and procedures can be found in the paper or Savir B21.
aasical.ly , the design method is to insert extra I/O to the
circuit to modify the realizations of the given function(&) such
that the resulting circuit becomes jyndrome-testable. The extra
1/0 requirement of this scheme does not pose additional problems
due to the fact that the built-in LSSD atruoture can be utilized
to furnish the required extra 1/Os to the circuit through the
*can-in/loan-out operations. Note that in this scheme, the ITSC
is simply an up-oounter which counts from zero to 2 n-1. Thus the
problem of "store and Generate" of the input test set is
vtirtually eliminated.
There are some other similar methods proposed to solve this
"Store and Cererate" problem such as the transition count
technique and the ones-count technique, which proved to be quite
effective for some specific cases. Further research is inevitably
needed to furnish more general and efficient solutions.
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Figure 4.2 Block Diagram of the Structure of Intel 8080
Microprocessor (shown in 3 partitioned modules)
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SECTION 5
CONCLUSIONS
In this report we have shown that the incorporation of
testability characteristics into large scale digital design is
not only necessary for but also pertinent to effective device
testing and enhancement o#' device reliability. We have also shown
that there are at least three major DFT techniques, namely, the
self-checking, the LM, and the partitioning techniques, each of
which can be incorporated into a logic design to achieve a speci-
fic sat of testability and reliability requirements. Detailed
analysis on the design theory, implementation, fault coverage,
hardware requirements, application limitations etc. of each of
these techniques are also presented. A more general DFT approach,
which combines the strong points of all of the three DFT tech-
niques, is presented in the form of a set of general DFT require-
ments which defines Kh&#< 0hould ,&ig incorporated into a design= a
set of general DFT guidelines which tells what JLQ. "I 3atifY
J}g M fecuirements. and a general DFT structure which shows ,2I
la implement JUM §A_t of M guidelines. Finally some methods are
discussed on the built-in storage and generation of test and
response sets, which are essential to the implementation of dyna-
mic checking of oritical modules for device reliability.
As the final note of this report, we list in the following two
interesting research topics for the readers to explore
(1) The error latency problem of the TSC code-checkers and
r
5-1
Mcomparators is still one major weak point of the self-
checking technique. Making the circuits Vrom totally self-
checking to totally self-correcting for single stuck-at fault
may be a solution to this problem. It is expected in the
realm of large scalo integration technology, ,QUW Logic or
TnterwoveR,
 Logic [33] may serve as a practical tool for such
type of circuit design.
(2) As mentioned before, the problem of built-in test/response
set storage and generation poses an interesting research
topic. Clearly, the way the input test set is
tutored/generated may have an effect on the way the response
set is stored/generated and vice-versa. For example, if a
test set is stored/generated by the scheme described in
section 4.3, pages 4-7 to 4-9, then the response set to this
generated test set may be very random in order and thus may
be impossible to generate with a reasonable amount of
hardware and ROM space. It is suspected that something simi-
lar to the „syndrome„
 approach - signature analysis, for
instance, may be worthwhile fir further investigations.
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rAPPWIX A
PAU3--.TXC FLIP FLOP FAULT CAUM
For a two-input CMOS NOR gate (figure Al), there are rive causes
that lead to parasitic flip flop faults. Some of these causes
make the fault permanent. Some make the fault occur only if
certain input patterns are applied to the gate. These five causes
are listed as follows [5] :
(1) Input A pull-down transistor (31) missing or defective;
(2) Input B pull-down transistor (S2) missing or defective;
(3) P-channel transistors (S3 and/or SU defective;
(4) Broken output wire; and
(5) Missing output contact.
All of these fault causes turn the NOR gate into a D-Flip Flop
type circuit. Suppose input A to transistor S1 of figur os Al is
broken due to a manufacturing defeet, as indleated by an X in the
figure. With input pattern Aul and BxO, transistors S1, S2, and
S3 are turned off and S4 is turned on. The output line is neither
pulled to VDD nor ground. The result is that this line remains
floating for as long as the time required for the fan-out capaoi-
tance to discharge to ground. (Note : In some circuit implementa-
tion, the fan-out capacitance may discharge to VDD). During the
discharging time, the output line of the NOR gate will assume the
present logic value stored at the inputs of its fan-out gates.
This logic value is in fact the previous output value of the NOR
gate prior to the application of the above input pattern to it.
Therefore, a "PARASITIC FLIP FLOP" its formed and the NOR gate is
A-1
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rtransformed into a memory element (Uts, Flip Flop) by this cir-
cuit fault. The effect of this PFF fault on the sear-checking
properties of T3C checkers and comparators trill, be discussed in
appendix B.
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APMDXX D
CIRCUIT FAULT IFFECT4 ON TSC CIRCUITS
We have shown in subsection 2.1.2 that TSC circuits are totally
self-checking for single stuck-at circuit faults. But what are
the effects of the other types of faults on the TSC properties of
these circui^s? We will try to present an analysis of the ef-
fects for both of the NMOS and the CMOS cases. In both cases, a
singl:, bridging or floating fault does not affect the TSC proper-
r°	 tier of the circuits. In the case of a bridging fault presence,
two neighboring wires shoat together. This fault will be detected
by at least one of the 1.nput patterns because in a non-redundant
circuit, any neighborin g pair of wires count have different logic
values for at least one input pattern or else than particular
wire pair can be replaced by a single wire; and thus in the
faulty situation, the fault can be detected by applying the
particular input pattern that would normally distinguish the
affected wire pair. In the case of a floating fault presence, the
affected wire is floating between logic values. When it floats to
the wrong value with respect to a particular input pattern, the
fault is detected. If the wire floats to the correct value, the
fault is not detected but it is very unlikely that the wire
always float to the correct value for all of the legal input
patterns. Hence we conclude that the TSC circuits remain totally
self-checking in the presence of single stuck-at, single bridging
and single floating faults.
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In the CMOS case, as we have discuneeA previously, there is
another type of circuit Fault palled the Parasitic Flip Flop
Fault which is input pattern sensitive. (Note : PFF faults can
also occur in NMOS circuits if implemented with pass-
trAnsistor(s).) For a two-input CMOS NOR gate, we have four
distinot input patterns :
Pattern
	 Input A	 Input B
a	 0	 0
b	 0	 1
e	 1	 0
d	 1	 1
Hence there Are 4!=24 ponnible input pattern orderings (SE`R'I table
in figure B1). It is easy to see that if input A is damaged, the
PFF fault is detected only by such input pattern orderings in
which input pattern a is followed by input pattern e. Thus there
are six input pattern orderings by which the PFF fault is
detected. Similarly, if input B is damaged, only the six input
pattern orderings in which input pattern a is followed by input
pattern b will detect this fault (see table in figure B1). There-
fore, only at the most half (12/24) of the input pattern order-
ings can detect a PFF fault in a two-input CMOS NOR gate and thus
any of the TSC circuits implemented with CMOS is D&t strictly
totally self-checking with respect to PFF faults.
In summary, in the presence of all postulated faults, the NMOS
implementation of the TSC circuits remains totally self-checking
3
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vwhile the CHOS implementation in input order sensitive with
respect to the aelf-cheoking property.
WKWATION OF PARASITIC FLIP FLOP FAULTS
One simple way to eliminate the undesirable effect of the PFF
fault is to connect a pass-tranaiator between every input of each
gate of the circuit and ground. Two complementary system crocks
are required. One of them is used to clock the normal system
operation while the other is used to discharge charges stored in
every input gate capacitor. The drawback of this scheme is that
the operating speed of the circuit is decreased by a factor Aqual
to the ratio of the period of the system clock and that of the
discharging clock.
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MINPUT PATTERN FAULT CAUSED BY y
S1 input A damaged	 S1 input B damaged
1. abed - x
2. abde - x
3. aobd x -
4, aedb x -
5, adbo - -
6. adeb - -
7. bacd x -
8. bade - -
9. bead - -
10. beda - -
11. bdac x -
12. bdca - -
13. cabd - x
14. cadb - -
15. obad - -
16. cbda - -
17. cdab - x
18. edba - -
19. dabe - x
20. dacb x -
21. dbac x -
22. dbea - -
23. deab - x
24. deba
Figure B1 NOR Gate Parasitic Flip Flop Fault Detection vs.
Input Patterns
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